CGRAs consist of an array of a large number of functional units (FUs) interconnected by a mesh style network. Register files are distributed throughout the CGRAs to hold temporary values and are accessible only by a subset of FUs. The FUs can execute common word-level operations, including addition, subtraction, and multiplication. CGRA processors accelerate inner loops of applications by exploiting instruction level parallelism (ILP) and in some cases also data-level and task-level parallelism (DLP & TLP).
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Panagiotis Theocharis is a doctoral researcher in the Computer Systems Lab of Ghent University working on split compilation for accelerator-based multicores. He holds a diploma in electrical and computer engineering from the National Technical University of Athens and is a member of the ACM and the IEEE.
TOPICS
Below is a list of topics covered during the tutorial: 
